![]() |
![]() |
| ECE 551 Digital System Design and Synthesis |
Announcements:
This page is not currently active.
Learn@UW Login
Instructor:
Michael G. Morrow, email:morrow@engr.wisc.edu
3537 Engineering Hall, 265-9007
Office Hours
TA:
TBA, email: TBA
Office Hours: TBAday, x:00-x:00pm, in TBA EH
Course Materials:
Course Syllabus
Educational Objectives
Lecture Slides
Week 1
Week 2
Week 3
Week 4
Week 5
Week 6
Week 7
Week 8
Week 9
Week 10
Week 11
Week 12
Week 13
Week 14
Week 15
Homework
Assignment #1
Solution (ZIP)
Assignment #2 Solution (ZIP)
Assignment #3 Solution (ZIP)
Assignment #4 Solution (ZIP)
Discussion Materials
Discussion #1 (ZIP)
Project Discussion (ZIP)
Exams
Midterm Overview
Midterm Solution
Project
Assignment
Background Documents
Tutorials
ModelSim
DesignView
External Links:
http://www.verilog.com/
|
Copyright © College of Engineering, University of Wisconsin-Madison Content By: morrow@engr.wisc.edu |